Abstract-Processors
The main constraints nowadays for FFT/IFFT processors used in IEEE 802.11x and IEEE 802.16x standard, are execution time and power consumption [2] , [3] . According to the 802.16a specifications, the 256-point IFFT/FFT has to perform FFT computation in 89.6 µs. To fulfill this time constraint, the FFT design has to use a highly in-depth architecture or employ a very high operation frequency. Both solutions will satisfy the timing constraint, but at the cost of the area and power consumption. In this paper, we concentrate on an optimal implementation on Altera FPGA platform of the 256-point FFT processor based on 16-points FFT core. We propose a power efficient 256-points FFT architecture that has low arithmetic complexity and high architecture regularity and at the same time satisfies the timing of the IEEE 802.16a specification.
The paper is structured as follows: Section II discusses the Cooley-Tukey algorithms and complex multiplication inside a butterfly-Processing Element. Section III discusses the mathematical formulation and architectural description of the FFT proposed processor. Section IV shows the resulting implementation and the performance evaluation. Finally a conclusion is given in the last section.
II. FFT/IFFT ALGORITHMS

A. Cooley-Tukey Algorithms
The N-point Discrete Fourier Transform (DFT) of complex data sequence x(n) is defined as:
where: 
. By using The Cooley-Tukey FFT algorithm, the complexity can be reduced to O (N.log r N) [4] .
The most universal of overall FFT algorithms is CooleyTukey, because of any factorization of N is possible [5] . The most popular Cooley-Tukey algorithms are those were the transform length is a power of a basis r, i.e., N=r further reduce the computational complexity [6] .
For r=2 and S stages, for instance, the following index mapping of Cooley-Tukey algorithm gives: 
This algorithm is based on a divide-and-conquer approach in the frequency domain and therefore, is referred to as decimation-in-frequency (DIF) FFT. The FFT formula is split into two summations:
After decimation into even-and odd-indexed frequency samples, X(k) becomes:
The computational method can be repeated through decimation of the N/2-point FFTs X(2k) and FFTs X(2k+1). The entire algorithm involves log 2 N stages, where each stage involves N/2 operation units (Butterflies). The computation of the N point FFT via the decimation-in-frequency (DIF) as in the decimation-in-time (DIT) algorithm requires (N/2).log 2 N complex multiplications and N.log 2 N complex additions/subtractions [7] . Based on the same approach, the other fast algorithms: radix-4, radix-8, radix-16, radix-2 2 and split-radix recursively divide the FFT computation into odd and even-half parts and then obtain as many common twiddle factors as possible. The number of needed real additions and multiplications is generally used to compare efficiency of different variants of FFT algorithms.
The split-radix algorithm offers the best computational performance, as indicated by multiplicative comparison in [8] , due to its most trivial multiplication with twiddle factors W n , i.e., ±1 and ±j. Nevertheless, the split-radix is an irregular algorithm by its nature, because of the combination of two algorithms radix-2 and radix-4 stages used respectively for the even-half operations and for the odd half operations. Therefore, this architecture leads to an L-shaped butterfly units and affect the delay of the pipeline path and make it unbalanced [6] , [8] . A fix radix algorithm with low degree, as radix-2, is entirely convenient for its requirement of low complexity of integration in an integrated circuit(IC), due to the algorithm regularity as well as the conception complexity and architecture control. In the butterfly process, the upward arrow executes addition operation, beside that; downward arrow executes subtraction operation. The subtracted value is multiplied with twiddle factor value W N before being processed into next stage; this computation performed concurrently. The complex multiplication with the twiddle factor requires four real multiplications and two add/subtract operations [4] , [7] .
The complex multiplication is one of the most essential arithmetic operations used in FFT computation. It is often the most expensive arithmetic operation and one of the dominate factors in determining the performance in terms of power consumption, speed and throughput of an FFT processor [9] .
As observed in [10] , the complex multiplier may consume more than 70% of the power in an FFT/IFFT processor. Therefore, an effective design of FFT processor is vital in high speed and low-power applications.
The aim here is to reduce the multiplication complexity of the twiddle factor inside the butterfly processor by calculating only three real multiplications and three additions/subtractions operations [4] , [11] . This method of complex multiplication reduction is demonstrated in equation 8 and equation 9. We applied it for efficient conception of 16-points FFT module.
The complexes twiddle factor multiplication:
However, it can be simplified:
The twiddle factors coefficients W N are known in advance depend on the algorithm adopted in the FFT implementation. i.e, C and S in Equations 9 and 10 are pre-computed and 
stored in a memory table. Therefore it is necessary to store the following three coefficients C, C+S, and C−S. The storage operation of those constants is used to simplify the complex multiplication. Those constants can be saved as canonical signed digits (CSD) to implement complex multiplication with carry and save tree [12] . Consequently, the area and power consumption can both be reduced.
only two real multiplications rather than three multiplications Moreover, the complex multiplication can be reduced further with an efficient number representation of fixed-point arithmetic [13] . The implementation of 16-points FFT radix-2 algorithm is accomplished by coding the FFT module in the hardware description language (VHDL). This module uses the method of complex multiplication reduction by employing three multiplications, one addition and two subtractions. This is done at the cost of an additional memory table. In the hardware description language program, the twiddle factor multiplier was implemented using component instantiations of three lpm-mult and three lpm-add-sub modules from ALTERA library. Worth to note that lpm modules are supported by most of EDA vendors and LPM provides an architecture-independent library of logic functions or modules that are parameterized to achieve scalability and adaptability [9] .
The 16-points FFT processor employing radix-2 algorithm, performs trivial multiplications with and 4 16 Wj  and 0 16 W factors. Multiplication with W 16 4 simply can be done by swapping from real to imaginary part and vice versa, followed by changing the sign [7] . The rest of complex multiplications are non-trivial multiplications. However, W 16 2 can be implemented with two multiplications and three multiplications for the other non-trivial coefficients. Therefore, the total number of real multiplications in the 16-points FFT scheme is 24, which correspond to 10 complex multiplications.
III. 256-POINTS FFT/IFFT ARCHITECTURAL DESIGN
The radix-2 algorithm is appealing for its simplicity but has the disadvantage for being not adapted for large point FFT calculation such as 256-points FFT, due to the high multiplier requirement. However, to increase the throughput and reduce the power consumption in the 256-points FFT processor, the number of multiplications must be reduced. For this reason, we propose a design methodology for efficient 256-points FFT architecture in order to provide high-speed and keep the area and power consumption as low as possible.
The 256-points FFT/IFFT proposed architecture internally uses two 16-points FFT core for computation. The 256-points FFT with radix-16 decimation of the FFT/IFFT can be formulated in the following way:
We suppose: N =16T, k=s+Tt, and, n=l+16m
We apply this values in equation (12), we obtain: (14) demonstrates that the implementation of the FFT algorithm for computation of the 256-points FFT (i.e N=16 2 ) involves computation of two 16-points FFTs. This one can be computed by using a radix-16 algorithm as shown in Fig. 2 . The first 16-points FFT module computes 16-points of the 256-points FFT on the fitting data slot according to (14) constants coefficients by a multiplier and once again computing the 16-points FFT of the resultant data with the fitting data reordering.
For the 16-points FFT module implementation, the radix-16 algorithm is an attractive algorithm for its requirement of less complex multiplications and additions comparing to radix-4, radix-2 algorithms [8] . However, the use of algorithms with high radix degree increases the complexity of integration in an integrated circuit such as FPGA [14] . Even if the number of nontrivial multiplications and additions/subtractions present a good clue on the effectiveness of an algorithm, hardware integration considers other performance criteria such as the algorithm regularity as well as the conception complexity and architecture control. The gains achieved by the reduction of multiplications or additions could be sometimes lost by the control complexity induced and the interconnection surplus. Therefore, our interest goes to radix-2 algorithm that offers more large regularity for architectural hardware implementation compared to radix-16 and radix-4 and split-radix.
Many communication systems require high throughput and continuous input/output data. The MDC (Multipath Delay Commutator) pipeline architecture is considerably adequate to attain these ends [15] , and ideal choice to implement high speed long-size FFT due to its regular structure and simple control [8] . R2MDC (Radix-2 Multipath delay Commutator) structure was adopted as pipeline approach in our design for the purpose of minimizing the memory resources and saving silicon area in FPGA [16] . Moreover, the efficiency of the pipeline FFT processor can be improved by optimizing the structure and saving hardware resources [17] .
The proposed architecture of 256-points FFT/IFFT module is illustrated in Fig. 2 . Our design consists of an essential unit, the Radix2MDC 16-point FFT unit, which is the kernel of the 256-points FFT processor as interpreted in (14) . It has four where: s, l ϵ {0,1,…,15} and m, t ϵ {0,1,...,T-1}. stages pipelined structure carrying out 24 real multiplications, and eventually processes 16-points FFT. This block requires an input buffer of size 16 for storing the input serial data in 16 parallel vectors, in order to be arranging for computation by FFT processor according to (14) .
Applying permutations, shift-and-add operations with twiddle factors inside the 16-points FFT module instead of complex multiplications reduces the number of expensive multiplication operations. Multiplication with other embedded multiplier 9-bit. The employed logic operations allow us to cut down the number of complex multiplications in this optimized approach. Therefore, the total number was reduced to 4 complex multiplications. Consequently, the total number of real multiplication is 12 multiplications [19] .
Another approach adopted previously, with which similar design of 256-points FFT implementation was conceived to fulfill the optimum complexity using 16-points FFT module. The total number was reduced to 6 complex multiplications. The total number of real multiplication in this approach is 16 multiplications. The performance comparison of this approach with different FFT pipeline efficient processors is completed in [19] . 
IV. PERFORMANCE OF THE PROPOSED ARCHITECTURE
The proposed architecture of 256-points FFT and its core unit, the 16-points FFT computation with the proposed approach was coded in VHDL using Quartus software tool from ALTERA, simulated and synthesized on the low cost ALTERA Cyclone 2 EP2C35F672C6 device. A functional & timing synthesis and simulation were performed.
This 256-points FFT structure achieves different resource reductions; the complex multiplication reduction inside the multiplier unit, combined with the fact of using MDC pipeline architecture. In addition, the adopted simplifications of complex multiplications have reduced multiplication operations inside the 16-points FFT unit.
The 256-points FFT proposed processor requires less number of arithmetic operations compared to the conventional Cooley-Tukey algorithm, and to efficient processors implemented in pipeline structure with radix-2, radix-2 2 , radix-4 and split-radix algorithm. This comparison is shown in Table I . However, the proposed processor needs more resource usage in terms of Embedded Multiplier (68%) in order to attain low multiplicative complexity. Hence, achieve high speed and low power consumption at the expense of losing logic area. The comparison below shows that the 256-points FFT proposed in this work requires 10.7%, 36.6%, 47.4% of real multiplications, used respectively in 256-points Radix-2, 256-points radix-4, and 256-points split-radix using Multipath Delay Commutator (MDC) architecture or Single Delay Feedback (SDF) architecture.
For the purpose of verifying the computation accuracy of the 256-points FFT module, we had simulated first, in functional mode the calculation of the unit core of the proposed processor, the 16-points FFT. The output of the implemented FFT core approximately matches the output of an FFT function written in Matlab representing a theoretical example of 16-points FFT calculation. Two same input signals (Square function) were given to Matlab and Quartus tool for simulation [19] .
After the computation accuracy of the unit core was verified, we had simulated the calculation of 256-points FFT in functional simulation mode. Two same input signals as rectangular function were given to Matlab and Quartus tool for simulation. The output of simulation in FPGA Cyclone 2 device is shown in Fig. 4 . This result is plotted and presented with the output of the FFT obtained in Matlab tool. We succeed to have the implemented 256-points FFT output roughly matches the output of the theoretical model. However, with some noteworthy values differences of the two output signals due to the use of non suitable extension for the FFT fixed point representation.
The 256-points FFT processor was coded in FPGA with hardware description using fixed-point arithmetic while Matlab simulation uses floating point based calculation. The resulting VHDL simulation cannot completely match the one with floating point exactly at the maximum value of the lobes due to the lost of point precision during the computation.
In these simulations, we used 8 bits to represent an FFT point. Using 16 bits, we would have an output signal close to the real one in Matlab. Published results of 16-bits fixed points and 16-bits floating point FFTs in both give highly accurate and comparable results [20] . Consequently, the 16-bits fixed point is more suitable to implement the proposed FFT architecture. 16 4 is simply done by swapping from real to imaginary part and vice versa, followed by changing the sign [18] . The implementation complexity of non-trivial twiddle factors W 16 2 and W 16 6 is reduced even further, due to replacement of the complex multiplications by basic operations. However, the multiplication with W 16 2 and W 16 6 was done by add and shift operations [18] , [19] (Fig. 3) .
non-trivial twiddle factors W 16 n was implemented with 
V. CONCLUSION
In this work, the number of multiplications has been considered as a key metric for comparing the FFT performance since it has a large impact on the throughput and power consumption of an FFT processor. The efficient 256-points FFT/IFFT architecture proposed in this paper gives an advantage in terms of multiplicative complexity using pipelined method and complex multiplication reduction approach. The simulation result shows that proposed architecture significantly reduces the number of operations inside the processor compared to other efficient FFT processors. The proposed processor can be integrated with other components to be used as standalone processor applied for OFDM based Wireless Broadband Communication. 
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